integrated circuit - What is a "DIE" package? - Electrical Engineering Stack Exchange
JCET Group - Flip Chip Packaging
Multi-die IC design software keys on Chip-on-Wafer-on-Substrate efforts
Integrated circuit packaging - Wikipedia
Lidded Versus Bare Die Flip Chip Package: Impact on Thermal Performance | Electronics Cooling
Stacked Die - i2a Technologies
System In Package | Alter Technology (formerly Optocap)
terminology - What is meant by the terms CPU, Core, Die and Package? - Super User
Package on a package - Wikipedia
integrated circuit - Package on package and Flip chip what is the difference? - Electrical Engineering Stack Exchange
Schematic illustration of simplified single die QFN package. | Download Scientific Diagram
Thin Quad Die Package (QDP) Development
integrated circuit - What is a "DIE" package? - Electrical Engineering Stack Exchange
Polymers in Electronic Packaging: Introduction to Fan-Out Wafer Level Packaging - Polymer Innovation Blog
Bare Die Flip-Chip Package | Services | SHINKO ELECTRIC INDUSTRIES CO.,LTD.
Embedded Die Technology | ASE
Embedded Die Packaging Emerges
System-Level Packaging Tradeoffs
Bare Die Assembly – Molex
Embedded Die Packaging Emerges
The Ultimate Guide to QFN Package - AnySilicon
Introduction to System in Package (SiP) - AnySilicon
Integrated Circuit Package Types And Thermal Characteristics | Electronics Cooling
Solving the problem of Flash memory density - Embedded.com
